Universitat Politècnica de Catalunya
High Performance Computing Group
Departament d'Arquitectura de Computadors,
Universitat Politècnica de Catalunya
Departament d'Arquitectura de Computadors
 
Home

Overview

People

Topics

Publications

Weekly Seminar

Related Projects

 

  [2004]  [2003]  [2002]  [2001]  [2000]  [1999]  [1998]  [1997]  [1996]  [1995]  [1994]  [1993]  [1992]  [1991]  [1990]  [80s] 

1997 HPC Group Publications

PhD Thesis

  • Anna M. del Corral. Incremento del Rendimiento del Sistema de Memoria en Procesadores Vectoriales. PhD thesis, Universitat Politècnica de Catalunya (UPC), October 1997. Advisor José M. Llabería.

  • Cristina Barrado. Paralelización de Bucles Basada en Recurrencias de Scheduling. PhD thesis, Universitat Politècnica de Catalunya (UPC), April 1997. Advisor Jesús Labarta.

  • Jordi Garcia. Automatic Data Distribution for Massively Parallel Processors. PhD thesis, Universitat Politècnica de Catalunya (UPC), April 1997. Advisor Eduard Ayguadé.

  • Roger Espasa. Advanced Vector Architectures. PhD thesis, Universitat Politècnica de Catalunya (UPC), February 1997. Advisor Mateo Valero. Available as Technical Report UPC-DAC-1997-10.

  • Toni Cortés. Cooperative Caching and Prefetching in Parallel/Distributed File Systems. PhD thesis, Universitat Politècnica de Catalunya (UPC), December 1997. Advisor Jesús Labarta.

Journals

  • Eduard Ayguadé, Jordi Garcia, Merce Girones, M. Luz Grande and Jesús Labarta. DDT: A Research Tool for Automatic Data Distribution in High Performance Fortran. Scientific Programming, pp. 73-94, vol. 6, no. 1, January 1997. Special Issue on Implementations of HPF.

  • Jesús Sánchez, Antonio González and Mateo Valero. Software Management of Selective and Dual Data Caches. IEEE Technical Committee on Computer Architecture Newsletter, pp. 3-10, March 1997. Special Issue on Distributed Shared Memory and related issues.

  • Jesús Labarta, Sergi Girona and Toni Cortés. Analyzing scheduling policies using Dimemas. Parallel Computing, pp. 23-34, no. 23, January 1997.

  • Jordi Tubella, Antonio González and Eduard Elias. The Multipath Architecture for Prolog Programs. Computer Journal, pp. 780-792, vol. 39, no. 9, May 1997.

  • Marin Litoiu, Traian Ionescu and Jesús Labarta. Dynamic task scheduling in distributed real time systems using fuzzy rules. Microprocessors and Microsystems, pp. 299-311, vol. 21, September 1997.

  • M. Ast, Toni Jerez, Jesús Labarta, H. Manz, Andrés Pérez, U. Schulz and Jaume Solé. Runtime Parallelization of the Finite Element Code PERMAS. International Journal of Supercomputer Applications and High Performance Computing, pp. 328-335, vol. 11, no. 3, October 1997.

  • Ronald Perrott, Eduard Ayguadé, Jordi Garcia and Jordi Torres. High Performance Fortran Implementation: A Survey. Scientific Programming, pp. 243-248, vol. 6, January 1997. Short Communication.

  • Roger Espasa and Mateo Valero. Exploiting Instruction and Data Level Parllelism. IEEE Micro, pp. 20-27, vol. 17, no. 5, October 1997.

Conference Proceedings

  • Antonio Martínez, Francisco Fraile, Jordi Mallorquí, Leonardo Nogueira, Jordi Gabaldá, Antoni Broquetas and Antonio González. PARSAR: Parallelisation of a Chip Scaling Algorithm SAR Processor. In 3rd International Euro-Par Conference (Euro-Par'97), pp. 1346-1350, August 1997.

  • Antonio González, Mateo Valero, Nigel Topham and Joan M. Parcerisa. Eliminating Cache Conflict Misses Through XOR-Based Placement Functions. In International Conference on Supercomputing (ICS'97), pp. 76-83, July 1997.

  • Antonio González, Mateo Valero, José González and Teresa Monreal. Virtual Registers. In Fourth International Conference on High Performance Computing (HiPC'97), pp. 364-369, December 1997.

  • Toni Juan, Juan J. Navarro and Olivier Temam. Data Caches for Superscalar Processors. In International Conference on Supercomputing (ICS'97), pp. 60-67, July 1997.

  • Toni Juan, Tomás Lang and Juan J. Navarro. Reducing TLB Power Requierements. In International Symposium on Low Power Electronics and Design (ISLPD'97), pp. 196-201, January 1997.

  • Cristina Barrado and Jesús Labarta. Hamiltonian Recurrence for ILP. In 3rd International Euro-Par Conference (Euro-Par'97), pp. 352-355, August 1997.

  • David López, Mateo Valero, Josep Llosa and Eduard Ayguadé. IncreasingMemory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-offs. In International Conference on Supercomputing (ICS'97), pp. 12-19, July 1997.

  • Dolors Royo, Miguel Valero-García, Antonio González and Carme Marí. A Methodology for User-Oriented Scalability Analysis. In IEEE International Conference on Application Specific Systems, Architectures, and Processors (ASAP'97), pp. 304-315, July 1997.

  • Eduard Ayguadé, Xavier Martorell, Jesús Labarta, Marc González and José I. Navarro. Exploiting Parallelism Through Directives on the Nano-Threads Programming Model. In 10th International Workshop on Programming Languages and Compilers for Parallel Computing (LCPC'97), pp. 307-321, August 1997.

  • Enric Morancho, José M. Llabería, Angel Olivé and Marta Jiménez. Reducing the Influence of Memory Access Instructions on Stall Cycles. In VIII Jornadas de Paralelismo, pp. 161-170, September 1997.

  • Ernest Artiaga, José I. Navarro, Xavier Martorell, Yolanda Becerra, Marisa Gil and Albert Serra. Experiences on the Implementation of PARMACS Macros Using Different Multiprocessor Operating System Interfaces. In VIII Jornadas de Paralelismo, pp. 341-350, September 1997.

  • Jesús Sánchez and Antonio González. Cache Sensitive Modulo Scheduling. In 30th Annual International Symposium on Microarchitecture (MICRO-30), pp. 338-348, December 1997.

  • Jesús Sánchez, Antonio González and Mateo Valero. Static Locality Analysis for Cache Management. In The 1997 International Conference on Parallel Architectures and Compilation Techniques (PACT'97), pp. 261-271, November 1997.

  • Joan Vila-Sallent, Josep Solé-Pareta, Jordi Torres and Teodor Jové. Performance Comparison of Parallel Algorithms on Different Communication Architectures . In Ninth IASTED International Conference on Parallel and Distributed Computing and Systems, pp. 120-123, October 1997.

  • Jordi Garcia, Eduard Ayguadé and Jesús Labarta. Two-dimensional Data Distribution with Constant Topology. In 3rd Workshop on Automatic Data Layout and Performance Prediction, pp. 1-10, January 1997.

  • José González and Antonio González. Speculative Execution via Address Prediction and Data Prefetching. In International Conference on Supercomputing (ICS'97), pp. 196-203, July 1997.

  • José González and Antonio González. Memory Address Prediction for Data Speculation. In 3rd International Euro-Par Conference (Euro-Par'97), pp. 1084-1091, August 1997.

  • Josep-L. Larriba-Pey, Daniel Jiménez and Juan J. Navarro. An Analysis of Superscalar Sorting Algorithms on an R8000 Processor. In International Conference of the Chilean Computer Science Society (SCCC'97), pp. 125-134, November 1997.

  • Luis Díaz de Cerio, Miguel Valero-García, Antonio González and Dolors Royo. CALMANT: Un Método Sistemático para la Ejecución de Algoritmos con Topología Hipercubo en Mallas y Toros. In VIII Jornadas de Paralelismo, pp. 231-240, September 1997.

  • Luis A. Villa, Roger Espasa and Mateo Valero. Effective Usage of Vector Registers in Advanced Vector Architectures. In The 1997 International Conference on Parallel Architectures and Compilation Techniques (PACT'97), pp. 250-260, November 1997.

  • Marcio M. Fernandes, Josep Llosa and Nigel Topham. Allocating Lifetimes to Queues in Software Pipelined Architectures. In 3rd International Euro-Par Conference (Euro-Par'97), pp. 1066-1073, August 1997.

  • Marta Jiménez, José M. Llabería and Agustín Fernández. Loop Bounds Computation for Multilevel Tiling. In VIII Jornadas de Paralelismo, pp. 141-151, September 1997.

  • Pedro Marcuello and Antonio González. Exploiting Multithreading Through Control and Data Dependence Speculation. In Fourth International Conference on High Performance Computing (HiPC'97), pp. 1-2, December 1997. Presented in the Poster Session.

  • Roger Espasa and Mateo Valero. Multithreaded Vector Architectures. In The Third International Symposium on High Performance Computer Architecture (HPCA'97), pp. 237-248, February 1997.

  • Roger Espasa and Mateo Valero. A Victim Cache For Vector Registers. In International Conference on Supercomputing (ICS'97), pp. 293-300, July 1997.

  • Roger Espasa, Mateo Valero and James E. Smith. Out-of-Order Vector Architectures. In 30th Annual International Symposium on Microarchitecture (MICRO-30), pp. 160-170, December 1997.

  • Roger Espasa and Mateo Valero. Simultaneous Multithreaded Vector Architecture: Merging ILP and DLP for High Performance. In Fourth International Conference on High Performance Computing (HiPC'97), pp. 350-357, December 1997.

  • Toni Cortés, Sergi Girona and Jesús Labarta. Dessign Issues of a Cooperative Cache with no Coherence Problems. In Fifth Workshop on I/O in Parallel and Distributed Systems (IOPADS'97), pp. 37-46, November 1997.

  • Toni Cortés, Sergi Girona and Jesús Labarta. Avoiding the Cache-coherence Problem in a Parallel/Distributed File System. In International Conference and Exhibition on High-Performance Computing and Networking (HPCN Europe 1997), pp. 860-869, April 1997.

  • Nigel Topham, Antonio González and José González. The Design and Performance of a Conflict-Avoiding Cache. In 30th Annual International Symposium on Microarchitecture (MICRO-30), pp. 71-80, December 1997.

  • Pedro Trancoso, Josep-L. Larriba-Pey, Zheng Zhang and Josep Torrellas. The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors. In The Third International Symposium on High Performance Computer Architecture (HPCA'97), pp. 250-259, February 1997.

  • Xavier Martorell, Jesús Labarta, José I. Navarro and Eduard Ayguadé. Analysis of Several Scheduling Algorithms under the Nano-threads Programming Model. In 11th International Parallel Processing Symposium (IPPS'97), pp. 281-287, April 1997.

  • Yolanda Becerra, Albert Serra, Xavier Martorell, Ernest Artiaga, Marisa Gil and José I. Navarro. Caracterización de los Accesos a Memoria de las Aplicaciones Paralelas para una Gestión Específica de sus Recursos. In VIII Jornadas de Paralelismo, pp. 365-374, September 1997.

Book Chapters

  • Roger Espasa and Mateo Valero. On the Instruction Level Characteristics of the SPECfp92 Programs on a Vector Computer. In Supercomputation in NonLinear and Disordered Systems, Worl Scientific, January 1997.

  • Sergi Girona, Jesús Labarta and Maite Ortega. Monte Carlo Workload Scheduling. In Computational Stochastic Mechanics in a Meta-Computing Perspective, International Center for Numerical Methods in Engineering (CINME), January 1997.



Last Updated: Jan 2004 by HPC-WebMaster